RICH Latests

RICH installation planned dates as agreeded with Bob Miller:

- August: LTCC sector #4 will be removed from the forward carriage
- September 11 (+1 week of contingency) : air compressor, tank, control panel, crates and cables in Hall B
- September 16 (+1 week of contingency) : DSG starts cabling
- October 15 (+1 week of contingency) : RICH in Hall B

Latests

- Mechanics: OSP for RICH component installation approved Support structure installed: good fit to RICH Several elements being 3D printed at JLab Design ongoing of the installation brackets (last major item)
- Planar Mirrors: All lateral mirrors done, shipment to JLab next week Front mirrors under production. Shipment to JLab: 18th of September.
- Spherical Mirrors:Dispatch from ECI to CMA starts todayReflectivity of mirror#3 has been measured by DSG at Youri's stand5 spots:85% 90% reflectivity for wavelengths 430nm to 650nm
- Aerogel: All 2 cm squared tiles ready for dispatch 8 tiles remaining to be shaped
- Electronics: 40 F-E units characterized All MAROC boards (except one) revised by R. Malaguti Extended TDC tests under way Cosmic stand installation initiated SSP firmware pretty advanced (TDC event builder available)
- Software: Monitor suite basically ready to play with SSP Calibration challenge planned in August

Mechanics

Electronic Panel



Mechanics

Spherical Mirror Support



RICH Front-End Electronics



Analog: Charge (1 fC) Digital: Time (1 ns)

Trigger latency (8 µs)

Optical ethernet (2.5 Gbps)

Trigger: external internal self

On-board pulser

In collaboration with FE group



example of MAROC signal processing



Single channel response, 1 microsecond/div

Contalbrigo M.

Calibration

X Multiplexed ADC charge measurement LINEAR but only meant as a calibration tool

Can not be used during CLAS12 data-taking (not enough trigger latency, fixed time delay vs TRG)

Parameters as gain, relative and absolute efficiency from LaserTED are useful to validate TDC

Gain = SPE model value fitted from charge spectrum

Relative Eff = Charge spectrum integral above threshold / SPE model integral

Absolute Eff = # events with charge above threshold / # triggers (assumes uniform laser light illumination)

Necessary to deal with cross-talk (optics and electronics) to avoid over-estimate

X Parallel TDC digital readout: NOT-LINEAR but charge estimation

Gain = estimate form time-over-THR spectrum

Relative Eff = only possible in comparison to ADC, or to a lower THR

Absolute Eff = # events with charge above threshold / # triggers (assumes uniform laser light illumination)

Time = 1ns timestamp provided by FPGA



Required to monitor stability in time







Required for Likelihood

Calibration





FE Electronics: Charge

Multiplexed readout up to 50 kHz

High resolution SPE spectrum

Viable for efficiency and gain monitors

In conjunction with timing, allows the study of PMT discharge and cross-talk









RICH Electronic: Cross-talk



FE Electronics: SPE Discrimination



FE Electronics: SPE Timing

Time over threshold relates to charge



Typical time-walk with charge



Channel by channel time calibration: -offsets



-walk



Occurency [#]

 10^{2}

Occupancy (#)

TDC Dark Counts



Time over THR [ns]

Cosmic Run







Phase 1 (June-July):

- fixed geometry
- 32 readout tiles (30 on the ring, 2 for tracking)
- SVT black cover

Goal: full readout chain

Phase 2 (August):

- Full panel instrumented
- Custom light-tight box
- Various track patterns

Goal: RICH readout commissioning

Important to define/commission

space and time alignment photon vs track signals gemc simulations coat-java reconstruction monitor suite slow control event display calibration suite





SSP: CODA Control

RunControl		
<u>File</u> Preference	Rocs X	
-Run control Buttons Control Cancel Reset	File Preference Foce Foce Foce	racs4 C racs5 C racs6 C racs7 C
Disconnect Configuration rcServer Database Session Configuration rcServer clasdev clastest richtest braydopc2.jla Session status Data file name //data/uork/richtest	org signal_thread got signal number 2 (Interrupt) ERKOR got SIGINT coda_roc is exiting, clear dma memory coda_roc: ======= Close the default VME windows ========= jlabgefCloseDefaultWindows reached tlabgefCloseDefaultWindows reached tlabgefCloseDefaultWindows reached Closing R24 Window	F
Config file name /usr/clas12/release/1.3.0/parms/trigger/fevnel_rich.cnf Run status Run number Run status 11182 downloaded Start time Lul 24 14:46:36 Jul 24 14:57:2 Limits	EBPC2 on braydopc2 codaEnd 10 codaEnd 11 codaExecute done COBtcpServerNorkTask exit ? COBtcpServerNorkTask exit ?	Tutle will be here
0.0 Fundershift Events KEytes 2 Sec. update 0 0 Run progress 0 0 Rend From: ER901 ER901 Rates Events/S Rate (KB/S)	<pre>ETPC2 on braydopc2 UIP_standard_request >tateETPC2 downloaded< UIP_camel: camel >tateETPC2 downloadedtateETPC2 downloaded<th>r title will be here</th></pre>	r title will be here
Integrated 0.9953 0.14	P8 ER901 on braydopc2	د المعالم المعا المعالم المعالم
Differential 1.0000 0.12	UUP_standard_request_statER00_downloaded UUP_standard_request_statER00_downloaded UUP_standard_request_statER00_downloaded UUP_standard_request_statER00_downloaded UUP_standard_request_statER00_downloaded	
INFO : EBPC2 prestart INFO : FTPC2 prestart INFO : fowned prestart INFO : fowned prestart succeeded ! INFO : transition Prestart succeeded ! INFO : EFPC2 go INFO : FTPC2 go INFO : FTPC2 go INFO : FTPC2 go INFO : EPPC2 go INFO : EPPC2 end INFO : EBPC2 end INFO : EBPC2 end INFO : EBPC2 end INFO : EBPC2 end INFO : transition End succeeded !	UUP_cancel; cancel >statER901 active codaExecute done codaExecute done CDBtcpServerWorkTask exit ? CDBtcpServerWorkTask exit !	r Title will be here

SSP: Event Builder

```
0x2
                                0x81
                                                 0
      ⊲⁄ bank>
      -bank content="bank" data type="0xe" tag="84(0x0054)" padding="0" num="2" length="48" ndata="46"> ROC ID BANK: 84 = fevmel

-uint32 data_type="0x1" tag="57610(0xe10a)" padding="0" num="0" length="7" ndata="5"> TI BANK (0xe3.0cm)
                                                                                                   TI BANK (0xe10a)
                0x1010004
                                    0x2 0x9aec428d
                                                        0x16e00002
                                                                        Őxda560001
         ≪/uint32>
         SSP RICH BANK (0xe124)
           c,i,l,N(c,c,s)
⊲∕int8>
         <data>
            <row>
               08bit: 0x08(uchar=8 char=8)
                                                        SSP VME Slot = 8
               32bit: 0x00000002(2)
                                                        Event number = 2
                                                        48bit Timestamp = 0x0001 4d761 5ea
               64bit: 0x7615ea00014d(129836492259661)
             18(
               08bit: 0x00(uchar=0 char=0)
                                                        Fiber=0
                                              Hito
                08bit: 0x00(uchar=0 char=0)
                                                        Channel=0
               16bit: 0x003a(58)
                                                        Edge=0,TDC=58
                08bit: 0x00(uchar=0 char=0)
                                                        Fiber=0
                                              Hit1
               08bit: 0x00(uchar=0 char=0)
                                                        Channel=0
                                                        Edge=1,TDC=112
               16bit: 0xffff8070(-32656)
                08bit: 0x00(uchar=0 char=0)
                                              Hit2
               08bit: 0x40(uchar=64 char=64)
               16bit: 0x0040(64)
                08bit: 0x00(uchar=0 char=0)
                                             Hit3
               08bit: 0x40(uchar=64 char=64)
               16bit: 0xffff8075(-32651)
                08bit: 0x00(uchar=0 char=0)
               08bit: 0x80(uchar=128 char=-128) Hit4
               16bit: 0x003c(60)
                08bit: 0x00(uchar=0 char=0)
               08bit: 0x80(uchar=128 char=-128) Hit5
                16bit: 0xffff806f(-32657)
               08bit: 0x02(uchar=2 char=2)
                                           (...6 more hits for fiber 1 here - removed for this example)
               08bit: 0x00(uchar=0 char=0)
                                              Hit1 2
               16bit: 0x003c(60)
               08bit: 0x02(uchar=2 char=2)
               08bit: 0x00(uchar=0 char=0)
                16bit: 0xffff8071(-32655)
                08bit: 0x02(uchar=2 char=2)
                                                         Fiber=2
                                                         Channel=64
                08bit: 0x40(uchar=64 char=64)
                                                         Edge=0,TDC=64
               16bit: 0x0040(64)
                08bit: 0x02(uchar=2 char=2)
                08bit: 0x40(uchar=64 char=64)
               16bit: 0xffff8073(-32653)
                08bit: 0x02(uchar=2 char=2)
               08bit: 0x80(uchar=128 char=-128)
                16bit: 0x0042(66)
                08bit: 0x02(uchar=2 char=2)
               08bit: 0x80(uchar=128 char=-128)
               16bit: 0xffff8077(-32649)
            ⊲⁄row>
         ⊲⁄ data>
         </composite>
         -uint32 data_type="0x1" tag="57615(0xe10f)" padding="0" num="0" length="7" ndata="5">
                        0
                                 Őx2bbb
                                                  0x2
                                                         0x59775fa5
                                                                              0x1
         </uint32>
      -√bank>
   </ event>
    <!-- end buffer 4 -->
78
```

75

2