RICH Frontend Validation Test

R.Malaguti M.Turisini

RICH Phone Meeting, 2014 October 17th

ASIC Board

New boards received this week in Ferrara

4 ASIC boards in (3+3+2+2)

All passed validation test

(see slide 3)

For development and debug half of them to JLab the other half stay in Ferrara



Prototype Boards

Naked + Adapter For mechanical tests ship to LNF - Italy GND Adapter MAPMT Board

Validation Test


Tested 4 ASIC BOARD (i.e.10 MAROC)

BOARD_ID	N_ASIC	Current	VDDD .	VDDA	VH_HSTL	VREF_33		V_BG	
			C88	C87	C114	C 58	TP8	TP18	TP12
		[mA]				[Volt]			
#1	2	140	3,318	3,497	1,817	3,003	2,448	2,461	no
#2	2	140	3,309	3,500	1,818	3,003	2,436	2,426	no
#3	3	207	3,284	3,492	1,811	3,000	2,410	2,426	2,403
#4	3	187	3,279	3,493	1,809	3,000	2,418	2,379	2,446

Onboard regulated

V_BG = ASIC's internal voltage band gap.
Used to determine chips integrity.

The expected value of 2,4 Volt has been observed for all the 10 chip on board.




ASIC Board current absorpitons are consistent with MAROC datasheet


1,1 mA / channel

3,8 mWatt / channel

100 Watt / sector



Setup for devel/debug







Thanks to Benjamin Raydo and Luca Barion for their positive support

^{*}Would be nice to have the possibility to readout actual slow control directly from the MAROC (when not running!) To check the correctness of the configuration.

Summary

- 1. EES did a good job, new boards are clean and satisfy the elementary electrical specifications.
- 2. All the MAROC chips have passed the validation test. Boards are ready to be used.
- 3. Equipment will be shipped to Frascati and JLab next week. Two ASIC board will stay in Ferrara
- 4. Test Bench in Ferrara almost complete